

Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8





Figure 9


Development Process For LVVR



PROCESS 1



Manufacture Process For LVVR



PROCESS 2





TABLE 1

TA	TABLE 1	
	BIOS FEATURES B8-19-1999 COMMENTS	
T	BIOS FEATURES COMMENTS	
	boot virus disabled	
\vdash	CPU level one cash enable	
\vdash	CPU level to cash enable	
-		
\vdash	CPU level to cash ECC enabled	
\vdash	BIOS update enabled turbo mode disabled	
\vdash		
	quick power on self test enabled	
Ш	boot floppy disabled	
\vdash	who sequence = 8, C IDE first	
\vdash		
	Floppy access control read/write	
$\vdash\vdash$	IDE HDD block mode sectors disabled	
\vdash	smart disabled	
	PS/2 auto	
\vdash	OS/2 on-board memory disabled	
	PCI/VGA palettes snoop disabled	
	video ROM shadow	
	Boot of number lock off	
	Defaults on the rest	
<u> </u>	CHIP SET FEATURES	
\vdash	CHIP SET FEATURES	
\vdash	CDDAM by CDD	
	SDRAM by SPD	
	SDRAM MA wait state = normal	
	snoop ahead: enabled	
	host bus fast data recovery: disabled	
	16-bit I/O rec time: 4 bus clock	
<u> </u>	8-bit I/O rec time: 8 bus clock	
<u> </u>	graphics aperture size: 64 MB	
<u></u>	video memory cache mode: UC	
-	memory hole at 15 m 16 m: disabled	
<u></u>	on-board floppy: enabled	
<u> </u>	on-board floppy drive swap: disabled	
<u> </u>	on-board serial 1:3F8/IRQ 4	
<u></u>	on-board serial 2:2F8/IRQ3	
-	on-board parallel: 378/IRQ 7	
	ECP DMA: disabled	
	UART infrared: disabled	